Abstract
Introduction
Previous work on random threshold voltage variations between neighboring, small geometry SRAM cell transistors due to dopant fluctuations [1] [2] [3] [4] , line edge roughness [5] and poly gate grain size variations [6] have been shown to limit the DC Read stability of SRAMs [7] [8] [9] [10] . The impact of VT fluctuations on SRAM cell DC write margins is reported in this work, for the first time, and is shown to be the more limiting case. Systematic variations of critical dimension across chip, wafer and lot modulate the local variations by degrading the short channel behavior [11] [12] of cell transistors, skewing the cell transistor VT distributions to take on a voltage dependent and asymmetric form. Measurements demonstrate the exponential operating voltage sensitivities of SRAM failure statistics-opening opportunities to significantly improve SRAM yield by biasing cell virtual ground and the BL precharge levels optimally.
Binary Signal Quantization in SRAM The SRAM cell operates as a bistable circuit with two distinct stable states during Read and Retention periods (Fig. 1 ). This mode of circuit operation translates into a requirement of 3 distinct roots of the Static voltage characteristics of cell storage nodes [13] [14] . During a Write operation (Fig. 2) , a low BL voltage pulls down the voltage characteristic of the cell node on the same side permitting only one root -corresponding to the intended data on the BL. The Write Noise Margin (WNM) equals the smaller of the 2 squares that can fit between the cell static characteristics during a Write operation (Fig 3) . Inability to maintain 3 distinct roots during a Read or inability to limit to only 1 root during a Write leads to DC Failure (Fig. 4) Fig. 8b enable DC fail statistics to be calculated for any array that uses the same cell (Fig 9) . Fluctuations in the Read0 and Write0 voltages (defined in Fig  1b, 3) Figure 16 demonstrates the very high sensitivity of fail count to operating voltage -which can be used to advantage, instead, by biasing cell terminal voltages optimally.
D. Fluctuation improvements with BL and VGND bias:
Lowering the BL voltage VBL (Fig17) during a Read access shifts the Read0 distribution to the left (Fig 18) without affecting the Trip voltage distributions (Fig 19) improving Read Margins and Read sigma (Fig 20) . For VBL drops that exceed VT below VDD, the cell node storing a '1' degrades variance of Vread1, raising Vread0 and it's variance, and increasing overlap of the Vread0 and Vtrip distributions. Thus BL precharge to VDD-VT is the optimal BL voltage for maximum Read margin. Raising VGND during a write access, using a 'Write Assist' circuit scheme, raises Vtrip and 0-7803-9269-8/05/$20.00 (c) 2005 IEEE lowers Vwrite0 distributions (Fig 21-24) making it easier for the BL at ground to pull the cell node lower with more margin below the Trip voltage. (Fig 9 above) corresponds to failing cells. With a raised VGND, unaccessed cells that share the same column (using a common VGND rail) see a lower rail-rail voltage. VGND may be raised until the decreasing Retention sigma with VDD-VGND across the unaccessed cells (Fig 8) equals the increasing Write sigma.
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